Marvell Technology has begun sampling a 5nm 1.6T Ethernet PHY with 100G I/O capability, featuring built-in Media Access Control security (MACsec) and full support for Precision Time Protocol (PTP).
MACsec allows data center operators to enable hardware-based link-layer security and PTP enables Ethernet networks to support ultra-reliable timing- critical services. The X9340P and the previously announced Alaska C X93160 PHY together provide a pin-compatible, flexible platform for retiming, gearboxing, encryption and timing applications for speeds up to 800GbE.
Marvell’s new “Alaska” X9340P is built on the company’s PAM4-based 112 Gbps SerDes technology and delivers 40% lower power-per-bit compared to PHYs using 56Gbps PAM4-based SerDes technology. The Alaska C X9340P PHY incorporates the IEEE 802.1AE 256-bit MACsec capability in the PHY, providing for flexible encryption deployment while eliminating the cost and power burden of including this functionality in the switch ASIC. Marvell is supporting the Switch Abstraction Interface (SAI) driven by the Open Compute Project (OCP) on both the X9340P and X93160 devices to enable the vendor-independent control of networking equipment elements demanded by leading cloud data center customers.
The new PHY also integrates support for PTP for timing-critical use cases in 5G and telecom applications. The stringent timing requirements of 5G networks and applications served by them are driving the timing accuracy that needs to be delivered by networks supporting these services. The inclusion of Class C PTP timestamping enables the support of sub-microsecond end-to-end clock synchronization accuracy needed for 5G Ultra-Reliable Low-Latency Communications (URLLC) services that enable mission-critical use cases such as industrial automation.
“100G PAM4 I/Os and 800 Gigabit Ethernet are the next leap forward for the industry,” said Venu Balasubramonian, vice president of product marketing, High Speed Connectivity and PHY Business Unit at Marvell. “Our newest 1.6T Alaska C PHY solidifies Marvell’s position as the silicon provider with one of the broadest and most advanced high-speed Ethernet PHY portfolios for cloud data center and carrier markets.
All registered trademarks and other trademarks belong to their respective owners. For more details, please visit Marvell official site.
- IC Marvell LQFP / LBGA / QFN
- IC Marvell LQFP / LBGA / QFN
- IC Marvell LQFP / LBGA / QFN
- IC Marvell LQFP / LBGA / QFN
- IC Marvell LQFP / LBGA / QFN
- IC Marvell LQFP / LBGA / QFN
- IC Marvell LQFP / LBGA / QFN
- IC Marvell LQFP / LBGA / QFN
- IC Marvell LQFP / LBGA / QFN
- IC Marvell LQFP / LBGA / QFN
- IC Marvell LQFP / LBGA / QFN
- IC TXRX FULL/HALF 4/4 56QFN
- Marvell introduced the industry's first dual 400GbE PHY transceiver with 100GbE serial electrical I/
- Marvell and Samsung announced that the companies jointly developed a new SoC to enhance 5G network
- Marvell Technology announced the completion of its acquisition of Inphi Corporation
- Marvell introduced the industry's first 1.6T Ethernet PHY with 100G PAM4 electrical input/outputs (I
- Marvell announced a Compute Express Link Development Platform for cloud data center operators and se
- Marvell Extends Borderless Enterprise Networking Portfolio to Industrial Applications
- Marvell Technology announced its Marvell® Nova™ 1.6 Tbps PAM4 electro-optics platform
- Marvell announced a cloud-optimized 51.2 Tbps networking platform
- ADI-Marvell 5G MIMO platform supports O-RAN
- Latest chip from Marvell simplifies transition to cloud-native RAN
- ADI has extended its partnership with Marvell for a next-generation 5G massive MIMO (mMIMO)
- Marvell launched its next generation OCTEON 10 Fusion family of baseband processors for 5G base stat